

WHAT IS CLAIMED IS:

- 1 1. 1. A trench transistor comprising:
2 a substrate having a surface;
3 a trench extending a selected depth into the substrate from the surface, the
4 trench having a sidewall;
5 a gate structure at least partially within the trench; and
6 a source region self-aligned to the gate.
- 1 2. The trench transistor of claim 1 wherein the source region overlaps
2 a portion of the gate structure.
- 1 3. The trench transistor of claim 2 wherein a gate-to-source
2 capacitance arises from the overlap between the gate structure and the source region, the
3 gate-to-source capacitance being selected according to the overlap.
- 1 4. The trench transistor of claim 1 wherein the source region forms a
2 p-n junction in the substrate at a selected distance from the sidewall, the p-n junction, at
3 least a portion of the p-n junction being essentially parallel to the sidewall.
- 1 5. The trench transistor of claim 1 further comprising a source contact
2 region, the source contact region extending a selected distance into the substrate from the
3 surface, wherein the source contact region forms an inner corner with the source region.
- 1 6. The trench transistor of claim 5 wherein the distance of the source
2 p-n junction from the sidewall is essentially equal to the distance of the extension of the
3 source contact region from the surface.
- 1 7. The trench transistor of claim 5 wherein both the distance of the
2 source p-n junction from the sidewall and the distance of the extension of the source
3 contact region from the surface is less than or equal to about 0.15 microns.
- 1 8. The trench transistor of claim 1 wherein the gate structure is
2 recessed from the surface.

6075004233260

1 9. The trench transistor of claim 6 further comprising a heavy body,
2 the heavy body extending into the inner corner formed by the source region and the
3 source contact region.

1 10. A trench transistor comprising:
2 a substrate having a surface;
3 a trench extending a selected distance into the substrate from the surface,
4 the trench having a sidewall;
5 a gate structure at least partially within the trench, the gate structure being
6 recessed from the surface;
7 a source region self-aligned to the gate structure, the source region
8 overlapping a portion of the gate structure and forming a p-n junction at a selected
9 distance of less than or equal to about 0.15 microns from the sidewall, at least a portion of
10 the p-n junction being parallel to the sidewall;
11 a source contact region extending less than or equal to about 0.15 microns
12 from the surface, the source contact region forming an inner corner with the source
13 region; and
14 a heavy body extending into the inner corner.

1 11. A method of forming a source region in a trench transistor, the
2 method comprising:
3 a) forming a trench in a substrate, the substrate having a surface and
4 the trench having a sidewall;
5 b) forming a gate structure in the trench; and
6 c) implanting source dopant such that at least a portion of the source
7 dopant is implanted through the sidewall.

1 12. The method of claim 11 wherein a further portion of the source
2 dopant is implanted opposite a portion of the gate structure.

1 13. The method of claim 11 further comprising, after the step (c),
2 d) implanting source dopant such that a second portion of the source
3 dopant is implanted through a second sidewall of the trench.

WHAT IS CLAIMED IS:

1. 1. A trench transistor comprising:
- 2 a substrate having a surface;
- 3 a trench extending a selected depth into the substrate from the surface, the
- 4 trench having a sidewall;
- 5 a gate structure at least partially within the trench; and
- 6 a source region self-aligned to the gate.

2. The trench transistor of claim 1 wherein the source region overlaps
- 2 a portion of the gate structure.

3. The trench transistor of claim 2 wherein a gate-to-source
- 2 capacitance arises from the overlap between the gate structure and the source region, the
- 3 gate-to-source capacitance being selected according to the overlap.

4. The trench transistor of claim 1 wherein the source region forms a
- 2 p-n junction in the substrate at a selected distance from the sidewall, the p-n junction, at
- 3 least a portion of the p-n junction being essentially parallel to the sidewall.

5. The trench transistor of claim 1 further comprising a source contact
- 2 region, the source contact region extending a selected distance into the substrate from the
- 3 surface, wherein the source contact region forms an inner corner with the source region.

6. The trench transistor of claim 5 wherein the distance of the source
- 2 p-n junction from the sidewall is essentially equal to the distance of the extension of the
- 3 source contact region from the surface.

7. The trench transistor of claim 5 wherein both the distance of the
- 2 source p-n junction from the sidewall and the distance of the extension of the source
- 3 contact region from the surface is less than or equal to about 0.15 microns.

5. 8. The trench transistor of claim 1 wherein the gate structure is
- 2 recessed from the surface.

1 9. The trench transistor of claim 6 further comprising a heavy body,
 2 the heavy body extending into the inner corner formed by the source region and the
 3 source contact region.

1 7 10. A trench transistor comprising:
 2 a substrate having a surface;
 3 a trench extending a selected distance into the substrate from the surface,
 4 the trench having a sidewall;
 5 a gate structure at least partially within the trench, the gate structure being
 6 recessed from the surface;
 7 a source region self-aligned to the gate structure, the source region
 8 overlapping a portion of the gate structure and forming a p-n junction at a selected
 9 distance of less than or equal to about 0.15 microns from the sidewall, at least a portion of
 10 the p-n junction being parallel to the sidewall;
 11 a source contact region extending less than or equal to about 0.15 microns
 12 from the surface, the source contact region forming an inner corner with the source
 13 region; and
 14 a heavy body extending into the inner corner.

1 11. A method of forming a source region in a trench transistor, the
 2 method comprising:
 3 a) forming a trench in a substrate, the substrate having a surface and
 4 the trench having a sidewall;
 5 b) forming a gate structure in the trench; and
 6 c) implanting source dopant such that at least a portion of the source
 7 dopant is implanted through the sidewall.

1 12. The method of claim 11 wherein a further portion of the source
 2 dopant is implanted opposite a portion of the gate structure.

1 13. The method of claim 11 further comprising, after the step (c),
 2 d) implanting source dopant such that a second portion of the source
 3 dopant is implanted through a second sidewall of the trench.

1 14. The method of claim 13 further comprising, between the steps (c)
2 and (d), rotating the substrate 180 degrees about an axis of implantation.

1 15. The method of claim 11 wherein the source dopant is arsenic.

1 16. A method of forming a source region in a trench transistor, the
2 method comprising: C

3 a) forming a trench in a substrate, the substrate having a surface and
4 the trench having a first sidewall and a second sidewall;

5 b) forming a gate structure in the trench;

6 c) implanting a first dose of arsenic such that a portion of the first
7 dose is implanted through the first sidewall, and a further portion of the first dose is
8 implanted through the surface;

9 d) rotating the substrate 180 degrees about an axis of implantation;

10 and

11 e) implanting a second dose of arsenic such that a portion of the
12 second dose is implanted through the second sidewall, and a further portion of the second
13 dose is implanted through the surface.

add 135
65160-1228260